Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: aburner who wrote (39354)	5/13/2001 6:29:40 PM
From: combjelly	Respond to of 275872

"Question is of course if this is indeed a Palomino wafer" And the other question is whether or not the mobile chips and the server chips are the same size. 192 die per wafer would put the die in the same size range as the current Tbird. The other figure could be for a server chip, the packages were certainly for a desktop/server and not a mobile one. We know that 192k of L2 cache used to be around 20mm^2 and that is about the difference in size you would expect if the server chips had 512k and not 256k... Just a thought.

To: aburner who wrote (39354)	5/13/2001 10:59:57 PM
From: dale_laroy	Read Replies (2) \| Respond to of 275872

>If I counted correctly, that'd be 192 die per wafer.< I recounted and came up with 191. Close enough considering we could have a difference of opinion as to whether a die should or should not be counted due to a corner being too close to the edge. Anyway, I come up with approximately 16.25 die wide by 17 die high, which would actually be 11.75mm X 12.3mm, which would still be 145mm2. This would still be 20% larger than the TBird die, but this is mobile Palomino, not the desktop version. The desktop version could be significantly smaller. Does anybody happen to know how large to mobile Coppermine is?