Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: dougSF30 who wrote (39627)	5/14/2001 5:02:57 PM
From: combjelly	Read Replies (1) \| Respond to of 275872

"who knows how much extra L2 cache that might amount to?" Only Dirk and his minions know for sure. But we mere mortals can make some guesses. The Tbird is 120mm^2 and the Duron is 99. Since the difference is 21mm^2 and that represents 192k of L2 cache, plus control circuitry, that would mean 28mm^2 for "sportscar" chips. There is reason to believe that AMD could have made the L2 cache occupy less area in the ponies, so 17-27 mm^2 could be for an extra 256k of L2 cache, especially if they decided to use an inclusive, rather than exclusive cache.