Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: combjelly who wrote (43669)	6/10/2001 3:35:21 PM
From: dale_laroy	Respond to of 275872

>It is hard to imagine how they ar going to increase IPC by even a small amount and increase the number of pipeline stages though.< They could start with a Trace Cache. Then there is improving the branch prediction. Additionally, they could implement techniques such as instruction fusion to create a single triadic instruction from dyadic instructions pairs, such as a load register immediately followed by a calculation performed on the register, this would be especially effective with a Trace Cache. Then, of course, there is always making the data paths between cache levels wider.