Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: dale_laroy who wrote (44355)	6/14/2001 5:24:14 PM
From: ptanner	Read Replies (1) \| Respond to of 275872

Dale, Re: "more accurate to take the square of the percentage yield as die size doubles" Hm. Ok, I will try to come up with a formula for this... say Y2 = Y1^(A2/A1) where Y = yield and A = area? Would the reduced yields on the new chips then tend to increase over time as they tweak the layout, say asymptotically towards some limiting value in the 80-85% range? Still, regardless of the details, the capacity of Fab25 when producing Duron/T-Bird is much lower than the old very mature K6-2 design. EDIT: So moving from a 90mm P3 to a 217mm P4 would be a pretty big reduction in gross yield? -PT