Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: minnow68 who wrote (45823)	6/30/2001 11:33:27 AM
From: dale_laroy	Respond to of 275872

>I would not be surprised in the slightest if you are right and that 16 MB cache in a 50 Ghz processor will be in four levels. But I also won't be surprised if a cache like that winds up being a five or six level deep cache.< I would look for AMD to be going with four levels and Intel to be going with five levels. Of course, this assumes that AMD continues wo be willing to sacrifice one cycle of latency for large L1 cache, while Intel prefers to minimize latency by making the L1 cache much smaller.