Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (49478)	7/31/2001 2:23:34 PM
From: Dan3	Read Replies (1) \| Respond to of 275872

Re: For .13µ, I recall 80nm for AMD and 70nm for Intel. That was a long time ago. AMD was originally not going to use 193nm for .13 and not use SOI. They delayed their .13 implementation to incorporate both at the .13 node. It wouldn't have made much sense to move from 248nm steppers to 193nm steppers and from plain wafers to SOI wafers and not reduce the minimum feature size - what would have been the point of all those changes?

To: fyodor_ who wrote (49478)	7/31/2001 7:23:01 PM
From: milo_morai	Read Replies (1) \| Respond to of 275872

That was old info.. Even Hans shows 50nm Gates 9 months ago. chip-architect.com A few impressive slides during AMD analyst meeting reveal future process directions. The transistor above shows a drawn gate length of ~50 nm (Lpoly). The effective gate length can be even shorter depending on the exact doping profile in the Gate channel.