Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : All About Sun Microsystems -- Ignore unavailable to you. Want to Upgrade?

To: Charles Tutt who wrote (44369)	8/4/2001 11:41:04 PM
From: QwikSand	Read Replies (2) \| Respond to of 64865

There has been some work done re interconnecting wafer scale integration after testing to determine where the defects are. ...and route around them. I think I remember something about that. Now all somebody has to do is answer my question about memory architecture (or point me to the answer). Until we get down to molecular-scale so we can make NUMA wafers where each processor has an on-chip multi-gigabyte local memory, I still want to understand how 1000 processors on a chip can share a memory symmetrically. But of course none of this is as significant as an inverted head-and-shoulders or cup-and-handle chart formation<g>. --QS