Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Bilow who wrote (50000)	8/6/2001 6:07:33 AM
From: Yousef	Read Replies (1) \| Respond to of 275872

Bilow, Re: "In addition, I'd bet that they give a couple spots over to some sort of test wafer." They could use some sort of test die ... I doubt it (too costly). Most people put test structures in the scribe line ... These are then tested after Fab and before being destroyed by saw. Up early, I see. <ggg> Make It So, Yousef

To: Bilow who wrote (50000)	8/6/2001 10:25:53 AM
From: dale_laroy	Respond to of 275872

>I'm assuming no edge exclusion, of course, but on the other hand, I don't know how much below 80mm the AMD die actually is. If it's really 79.9mm, that should give a bit of room.< The 80mm2 claim is for a 0.13-micron Palomino, but we all know Palomino will only be 0.18-micron (except perhaps a mobile variant design shrink preceding Thoroughbred). It seems likely that AMD is playing word games, and Thoroughbred will actually be larger, probably about the same size as Coppermine is currently.