Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: AK2004 who wrote (141467)	8/13/2001 4:17:42 PM
From: fingolfen	Read Replies (2) \| Respond to of 186894

they did not include 6x increase in cost. Even in a limited production the cost is 4x and should decrease with volume. hey, but why stop there, cost of yield loss is very unclear but it should be above 6x. As a matter of fact amd can fit only 1/6 chips fit on .13um wafer as opposed to .18 hence, and that is optimistic scenario, the cost of single .13um soi athlon is 6^3=216x od the current cost of athlons hey if you trying to be completely off the wall you might go all the way <gggg> Ummm... Albert, I take exception to your characterization. I've seen the 4X to 6X cost numbers in several sources in the literature and common press, and I've seen no economic or technological model which would result in the fabrication of high-quality SOI wafers while simultaneously decreasing the cost in the face of increased demand. Have you? If so, please indicate why increased demand of a scarce product will decrease price... that is if athlon cost right now $50 then the soi athlon would cost at least $1,080 and to make 30% margin the average asp should be at least $1,404. pss Hammers cost should be at least 6x of athlon and hence intel is safe and no need to worry about amd Now you’re just acting imbecilic... Again... please post your model and assumptions, and why those assumptions are valid. I stand by the 4 to 6X increase in wafer cost model. I don’t see anyone rushing to bring SOI wafer capability online, so AMD is going to be wafer capacity constrained from the outset. This, if anything, will increase not decrease the wafer cost. I’ll call it a wash. I don’t have good yield loss models in front of me, but a good model should include the factor across a range… i.e. re-compute the model at several yield loss levels (5%, 10%, 25%, 50%) to create a function showing cost per die as a function of yield loss.