SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (53558)9/1/2001 8:56:37 AM
From: BilowRespond to of 275872
 
Hi fyodor_; Re Multithreading, Jackson technology &c. I did a web search and found a fascinating article on CPU technology. I don't know if it's been on the thread before, it's from around June 2001:

systemlogic.net

-- Carl



To: fyodor_ who wrote (53558)9/1/2001 12:29:03 PM
From: combjellyRead Replies (2) | Respond to of 275872
 
"HyperThreading doesn't add anything to the decode, does it?"

HT only comes into play after the uops are being executed and are in the pipeline. An interesting aspect of hyperthreading is that it likely will put more pressure on the trace cache, and expanding it's size without changing it's latency may be a tricky thing to do...



To: fyodor_ who wrote (53558)9/1/2001 3:24:59 PM
From: wanna_bmwRespond to of 275872
 
Fyo, Re: "The P4 can only decode one instruction per cycle (or is it one every two cycles?). HyperThreading doesn't add anything to the decode, does it?"

I believe hyperthreading does add a second decoder. Like I was saying to Combjelly, much of the front end needs to be duplicated for hyperthreading to work. A second decoder makes the most sense, from what I know of the technology.

wanna_bmw


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News