SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: wanna_bmw who wrote (53585)9/1/2001 9:05:33 PM
From: jcholewaRead Replies (1) | Respond to of 275872
 
> The trace cache operates every other clock, not the
> decoder. However, since each trace is 6 uops long, this
> averages out to the same 3 Mops that the Athlon core can
> issue per clock.

Aargh? I understand that a MacroOp can potentially be made of as low as one Op, but how can you say that three MacroOps (totalling between three and six Ops) per clock averages out to the same as three microOps per clock? Or am I misunderstanding what you said?

    -JC


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News