Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: fingolfen who wrote (143208)	9/10/2001 11:12:34 AM
From: Dan3	Respond to of 186894

Re: As compared to what, though?... If that's compared to 0.18 micron, then that's about a normal boost for shrinking an architecture They said "SOI increases CPU performance by 30 percent at lower temperatures, without any additional changes in the chip design." Without any additional changes in chip design - a major shrink to a different design node is generally considered and additional change. They didn't claim they were able to achieve the performance gains without flying the system to Pluto on a spaceship, either, but I'm just going to go out on a limb and assume that's not required.

To: fingolfen who wrote (143208)	9/10/2001 11:16:37 AM
From: Elmer	Read Replies (2) \| Respond to of 186894

The Inquirer indicates that they're sampling Hammer on 0.18 micron. The claim that Hammer is sampling seems to point back to an AMD document that says AMD will "Introduce" Hammer in late 2001. The document is undated and makes no mention of actual silicon. Have you seen any indication that silicon exists? EP

To: fingolfen who wrote (143208)	9/10/2001 11:41:05 AM
From: willcousa	Respond to of 186894

The other thing to note is the qualifier "at low temperature"

To: fingolfen who wrote (143208)	9/10/2001 3:36:02 PM
From: pgerassi	Read Replies (2) \| Respond to of 186894

Dear Fingolfen: SOI is a layer on a wafer buried under a silicon crystal layer. The processing steps are the same for either bulk or SOI, once the SOI wafer is made. Thus by substituting a SOI wafer for a bulk one, a 30% gain in speed. Using Athlon with its low price vs speed slope, would get $31 going from a 1G to a 1.3G Tbird using today's prices. At 200 good die per wafer, the allowed cost increase would be $6K a wafer or $8K SOI vs $2K bulk. That is far greater than the expected cost increases of SOI wafers. What do you think a 1.5G Palomino MP, using no more power than a current 1.2G one, would get for an ASP? Probably around $400-500. SOI is a no brainer at a 30% speed increase at same power. Intel is just trying to talk down SOI because they would not be ready to go to it until the 0.10u process because of copy exact. Pete