Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: pgerassi who wrote (144617)	10/3/2001 11:32:52 AM
From: Tenchusatsu	Read Replies (1) \| Respond to of 186894

Pete, <This quote just proves my point, the operation is performed in 1.5 cycles of base frequency not 0.5 cycles.> Here's a hint, Pete ... It's called P-I-P-E-L-I-N-I-N-G. After the first instruction is sent through, the second instruction is stuffed into the pipeline 0.5 cycles later. The latency is 1.5 cycles, but the total throughput is one instruction every 0.5 cycles, or two instructions every full cycle. Let's repeat that word again, just in case you missed it ... Piiiiiiipeliiiiiiiiniiiiiiiing. Not only that, but now you are no longer sticking to your "two pipelines 180-degree out-of-phase" argument? Gee, you change your story more often than the Taliban! Tenchusatsu