Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (57006)	10/3/2001 10:02:44 AM
From: kapkan4u	Read Replies (2) \| Respond to of 275872

Hans went of the deep end with this article. Looking at patents is not a good way to predict a computer architecture. Patents don't say which core generation they are used for, or if they are used at all for that matter. Kap

To: fyodor_ who wrote (57006)	10/3/2001 10:12:39 AM
From: combjelly	Read Replies (1) \| Respond to of 275872

"ClawHammer will be very different from Athlon" Now that's an understatement... To the point that I am a little dubious about it being the case. About the only way to shoe horn a core like that into 100mm^2 would be to equip it with a Duron-like amount of cache, certainly not the 512k to 1Meg that many are expecting. If this is actually the core, I would expect the Hammers to be non-SMT, but the Dog series to SMT-enabled. Sort of like the EV7 and EV8 were supposed to be. And with what appears to be like 14 stages or so, It ought to have a lot of clock rate headroom. No wonder AMD wasn't interested in making Alphas...

To: fyodor_ who wrote (57006)	10/3/2001 11:37:21 AM
From: wanna_bmw	Read Replies (1) \| Respond to of 275872

Fyo, Re: "To be honest, I had expected ClawHammer to be much more Athlon-like, with the integrated memory controller and 64-bit'ness as the main differences, with a host of smaller changes" This may still be true. Even though patents have been made, it doesn't mean that these will be implemented in the first revision in the core, or even in the K8 generation. Hans certainly did a detailed and thorough article, and if true, it would certainly be a huge success by any engineering standpoint, but as far as I could tell, the whole thing was highly speculative. Hans mostly showed what a core could look like, if all the patents issued were implemented. If you'll recall, AMD cancelled plans last year for a TFP floating point unit in favor of SSE-2. Very possibly, many other ideas were cancelled or push back in order to get Hammer out for a 2002 release. wanna_bmw