Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (144767)	10/5/2001 1:03:27 PM
From: Tenchusatsu	Respond to of 186894

Elmer, <One of the knocks on P4 has been that it has relatively poor branch prediction and with the deep pipeline the penalty is greater than a processor with a less deep pipeline and better BP.> Poor branch prediction? I can't imagine P4 having worse BP than P3. Of course, the P4 pipeline is longer, so the penalty for mispredicted branches is greater, but it's hard to see Intel take a step backwards WRT branch prediction rates. Tenchusatsu

To: Elmer who wrote (144767)	10/5/2001 1:09:22 PM
From: wanna_bmw	Respond to of 186894

Elmer, Re: "One of the knocks on P4 has been that it has relatively poor branch prediction" On the contrary, Intel bragged at MPF 2000 that the branch prediction unit is better than any other branch predictor ever disclosed. I think it's merely the 2x mispredict penalty over the Pentium III that can hurt the core performance. Then again, 2x the misprediction penalty happening half the time (as in the case of the P4 when the branch predictor predicts successfully) cancels out most of the disadvantage it has over the previous Pentium III core. But I agree with you that Hyperthreading, larger caches, and a faster 533MHz front side bus will likely improve IPC a good deal. I don't see any improvements in the branch prediction scheme, though. wanna_bmw