Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: jcholewa who wrote (57526)	10/6/2001 9:55:10 PM
From: combjelly	Respond to of 275872

"what is a "cell based design process"?" It means that things are laid out in function blocks. Now everybody does that these days, but Intel will go through and also optimize transistors on at least the critical paths. In general, AMD doesn't do this, although they were supposed to have done at least some of this for the Palomino. It is easier to simulate accurately something on a large function block level than at an individual transistor level, so that the odds of it working on the first spin is a whole lot higher. Think of it as using something like Delphi as opposed to assembly. For what it is worth, I think Van is a little off on this. While I think that Hammer samples may be being passed around by now, I am dubious that they have been out there for more than a quarter or so. But it is just barely concievable...