SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (145358)10/15/2001 7:03:28 PM
From: Joe NYC  Respond to of 186894
 
Paul,

Then why is the P4 twice the size of the P3 with maybe 10 or 15% more transistors than the P3?

My guess would be because it is the first version. Future version may have more optimal layout. Another reason may be thermal consideration, that is if the transistors were more densely packed, there could be spots where the temp. would rise too much.

Joe



To: Paul Engel who wrote (145358)10/15/2001 7:56:32 PM
From: Tenchusatsu  Respond to of 186894
 
Paul, <Then why is the P4 twice the size of the P3 with maybe 10 or 15% more transistors than the P3?>

IIRC, P4 has 42M transistors, while Coppermine has 23M. Both have 256K of L2 cache, which can account for 15M transistors in both cases.

I think the hyperpipelining is responsible for most of the increase in transistor count. Can't say more than that, though.

Tenchusatsu


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News