Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: wanna_bmw who wrote (61106)	10/30/2001 6:56:35 AM
From: Bill Jackson	Read Replies (1) \| Respond to of 275872

wanna, The installed base of x86 will mean a large number of people just install and run all their old apps. With the ia64 some will work some will not and many will never work at all as the companies are gone or product is retired, but the client likes it. In that mix AMD will find quite a number of buyers. Bill

To: wanna_bmw who wrote (61106)	10/30/2001 8:21:59 AM
From: dumbmoney	Read Replies (1) \| Respond to of 275872

One might also remember AMD's history of other instruction sets, and how successful they were in implementing those. 3DNow, anyone? 3DNow served its purpose. It was timely, it worked, had adequate support, and kept AMD competitive. Intel sets the standards. No doubt about that. If Intel introduces its own 'x86-64', that will be the standard, not AMD's. It will be interesting to see whether Intel can overcome corporate politics and do the smart thing.

To: wanna_bmw who wrote (61106)	10/30/2001 9:50:28 AM
From: dale_laroy	Read Replies (2) \| Respond to of 275872

>AMD is taking just as big of a risk with x86-64.< No bigger than with 3DNow!. 3DNow! increased the die size of K6-2 to 81mm2 versus 68mm2 for K6. This is a 20% increase in die size without any fundamental change in micro-architecture. AMD estimates that x86-64 increases die size by only 5%. Of course, Hammer implements a new micro-architecture, so the die size will actually increase from 80mm2 (or perhaps 90mm2 if Barton has a 512KB L2 cache) to 105mm2, which is less than the increase in die size from K6(-2) to K7.