Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: wanna_bmw who wrote (61157)	10/30/2001 6:13:27 PM
From: dale_laroy	Respond to of 275872

>Regarding 20% higher clock rate, I doubt it, simply because there is not a linear relationship between the number of pipeline stages and the extra clock frequency that can be obtained. AMD may have extended the pipeline by 20% (12 stages vs 10), but that doesn't mean that frequency will improve that much. BTW, you are speaking with respect to Barton, right?< Absolutely true. I can not remember exactly how many pipeline stages K6 was (I think it was seven). Assuming seven, K7 would have about 42% more stages than K6, while all indications seem to be that TBird topped out at 1.2 GHz at Fab25 while K6-2+ would probably have topped out at about 700 MHz if AMD had pushed it. This would be about a 70% increase of clock speed with a 42% increase in number of stages. >Regarding IPC of mutlthreaded apps in multiprocessor mode, I think that depends on your definition of "significant". I think that, like the 760-MP, AMD will have a more linear increase in performance by adding more processors than Intel can with a shared bus. However, how much more is questionable at this point.< I meant better MP IPC versus Palomino, not better IPC versus Northwood.