Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: wanna_bmw who wrote (62565)	11/7/2001 12:07:44 PM
From: combjelly	Read Replies (1) \| Respond to of 275872

"That would depend on who's manufacturing it." Yes, it would. It would also depend on what the desired bin splits are and a whole pot of other factors. But, there is some ballpark figure for what is expected given a particular die size. Assuming that Itanium is 300mm^2 or so, that is a maximum of around 100 die per wafer on an 8 inch wafer. Now there is no way that it will map to cover 100% of the wafer surface, so what? 75 max? And we haven't even begun to estimate the costs of those L3 cache chips...