Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: wanna_bmw who wrote (62691)	11/7/2001 5:30:08 PM
From: jcholewa	Read Replies (1) \| Respond to of 275872

Now that I am thinking about it, I think that there is a grain of truth to the 50% clock thing, but I think it is not in the decoder. Give me a bit to look into this.

To: wanna_bmw who wrote (62691)	11/8/2001 2:19:07 AM
From: kapkan4u	Read Replies (2) \| Respond to of 275872

<Why do people continue to propagate this myth? I have already shown in the specs where it says that the decoder can decode one instruction per processor clock. Are you completely blind to that, or do you just like to sling around the FUD whenever possible?> For a paid Intel PR flack you are pushing your luck with this. Your bosses may sack you back to writing code instead of FUD. You said that you shown that the decoder can decode one instruction per clock. Nobody is disputing that. The question is: Is it decoding one instruction per decoder clock or nominal clock? The answer is: per decoder clock which is half the nominal clock. The P4 decoder is a separate pipeline and Intel never published the stages. All Intel docs describe the 20 stages that don't include the decoder. The reason is that the P4 decoder has the same stages as the P6 decoder and it can't run any faster than the P6 decoder on the same process. I showed you a link to an Intel document admitting that some parts of P4 run slower than the "nominally quoted" frequency of the processor. Message 16610538 As an Intel-paid PR flack you can give us a link to the P4 and P6 decoder pipeline diagrams so that we can compare them. Or just tell us which P4 parts run "slower than the nominally-quoted clock frequency of the processor." <EDIT> Here you say: "Now, the decode logic has its own pipeline that is running independently of the main pipeline. You may be right about the clock being slower, but the fact is that Intel has never specified. You can have your own guess as to how fast it really is, but arguing over it, like I said, is irrelevant." Message 16609645 So is decoder slower or is it "irrelevant"? Kap