Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Windsock who wrote (63022)	11/8/2001 4:20:27 PM
From: Petz	Read Replies (1) \| Respond to of 275872

re:<What are you going to do with those 64 bit registers when you are running 32 bit software?> The over 4x increase in register bytes can be available for register renaming which would increase the IPC, especially if SMT is used. Suppose two tasks in a program both accumulate a sum in the AX register. The second task can use one of the "unaddressable registers" in place of AX. If the first task stalls because of a cache miss, the second task can continue, or, if there enough execution units in the CPU, both tasks can operate in parallel. Petz