Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (147259)	11/10/2001 3:31:03 PM
From: Dan3	Read Replies (1) \| Respond to of 186894

Re: The trace cache essentially allows for dynamic reprogramming of the chip's microcode YOU HAVEN'T A FRIGGIN' CLUE ABOUT CPU MicroArchitectures The more I think about it, the better I like the analogy I posted - I expect Intel will start using it, soon, to describe how their chips work. The post I made was (one of a very few, from me) complimentary to Intel and praised one of the features of P4 - fascinating that we see you arguing against one of the few really great features of P4 (and Coppermine). The trace cache maintains a set of µops that represent the chip's "machine code" that it executes when processing an instruction its formal instruction set. Microcode consists of sets of a chip's "machine code" that are executed when the chip executes an instruction from its instruction set. What a fine analogy I came up with to describe what is probably the best feature of PIII coppermine and P4! Once again, Paul, you leave me basking in my brilliance... :-) Thanks, buddy!