Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : WDC/Sandisk Corporation -- Ignore unavailable to you. Want to Upgrade?

To: Ausdauer who wrote (21180)	11/14/2001 8:27:40 AM
From: Road Walker	Read Replies (1) \| Respond to of 60323

Aus, Just throwing it in the mix as something to think about. Ovonics has been talked about for many years, I think Intel is probably just taking a look, not committing to the technology. John

To: Ausdauer who wrote (21180)	11/15/2001 11:00:07 PM
From: wily	Read Replies (1) \| Respond to of 60323

What is the deal with endurance on this technology? Copying to SI from the original article loses the exponentiation -- endurance is 10^12 cycles compared to 10^6 or 10^7 for Flash. I'm not immediately encouraged by Intel farming out the chip design work, but I need to hear more. Does anyone know how SNDK manufactures... ...a 16 or 32 or 64 MB CompactFlash card with a 1.0 gigabit flash chip? Is this the "chop-chop" process Eli mentioned? I doubt they do this. The bulk of their production is probably 256Mb, and the 1Gb chips are probably used only in the more expensive, largest density cards. The higher the density of a chip, the lower the yields and thus the higher the cost. Here's a picture showing how yields work: frontiernet.net The red star is a defect. On a wafer with only one chip (an exaggerated 'extreme' case) you lose the entire wafer. On a wafer with many small chips, yield loss to the one defect is low on a percentage basis. wily