Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : SOITEC, Silicon-On-Insulator TEChnologies -- Ignore unavailable to you. Want to Upgrade?

To: John Finley who wrote (34)	11/25/2001 12:38:20 PM
From: kinkblot	Read Replies (2) \| Respond to of 83

Who woulda thunk... Not me. I sorta had 5 in the backa my head as where I'd start to get interested. It just touched that on the low tick. I think the market is telling us that their competitive position is strong. It has twenty times the market cap of Ibis. The greater risk could be that SOI/silicon doesn't increase as fast as projected. When you're projecting to the sixth power, any significant drop in sales growth -- say, to below 100% -- could take a lot of premium out of the stock due to a reverse "miracle of compounding" effect. WT

To: John Finley who wrote (34)	11/26/2001 9:24:15 AM
From: kinkblot	Read Replies (2) \| Respond to of 83

Intel Announces Breakthrough in Chip Transistor Design intel.com Speak of the devil! In chip land, there's always the risk that new, competitive processes will come along: Depleted substrate transistor One element of the new structure is a "depleted substrate transistor," which is a new type of CMOS device where the transistor is built in an ultra-thin layer of silicon on top of an embedded layer of insulation. This ultra-thin silicon layer, which is different than conventional silicon-on-insulator devices, is fully depleted to create maximum drive current when the transistor is turned on, enabling the transistor to switch on and off faster. In contrast, when the transistor is turned off, unwanted current leakage is reduced to a minimum level by the thin insulating layer. This allows the depleted substrate transistor to have 100 times less leakage than traditional silicon-on-insulator schemes. Another innovation of Intel's depleted substrate transistor is the incorporation of low resistance contacts on top of the silicon layer. The transistor can therefore be very small, very fast and consume less power. I've never been one to bet on AMD versus Intel.