Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (149414)	11/25/2001 11:30:01 PM
From: wanna_bmw	Respond to of 186894

Dan, Re: "Pipeline too long, L1 too small, execution unit has to be run at 2X speed to yield 0.75X performance, die too big, cache associativity too low, instruction trace cache runs only half speed..." I think the pipeline is just right, the L1 is lower latency and higher performance, the execution units run at 2X because they can, the die will soon be shrinking, the cache associativity doesn't affect performance as much as you think, and the instruction trace cache runs fast enough, since the traces it issues each have up to 6 uops. But I guess this confirms your lack of understanding about the Netburst micro-architecture. wbmw