Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : IBM -- Ignore unavailable to you. Want to Upgrade?

To: Charles Tutt who wrote (7395)	11/28/2001 8:51:50 PM
From: Robert Scott Diver	Read Replies (1) \| Respond to of 8218

I do not represent IBM with this answer. Per McNealey in the article at the URL: "We designed IBM out of that and put [error checking and correcting logic] across the entire cache architecture." If IBM was the problem, why was all the "extra" circuitry added? I worked in the mainframe division in Poughkeepsie. IMHO not having error detection and correction on cache (and all memory) can be expected to cause "unexplained" errors. No memory is perfect all of the time. A design which does not detect and correct errors will fail when errors inevitably occur. JMH personal opinion, which seems to be supported by SUNW's adding the detection and correction circuitry.