Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: combjelly who wrote (151304)	12/6/2001 8:39:48 PM
From: ptanner	Respond to of 186894

Combjelly, re: "Actually, it [8MB eDRAM] would be somewhat bigger than you calculate because of interconnections." Couldn't these go on a different layer in the chip? Or would there still be some effective area cost on the layer with the eDRAM? I guess this also suggests the question of are the logic circuits of a CPU all on the same layer and the others used for interconnections? I ask because I scanned an article that described an advance to a "3D" chip design but have also noted that current processors have 7-9 layer production. Hm. I probably just need to get a book on semiconducters - any suggestions by PM (or public) would be welcomed. -PT