Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (151727)	12/8/2001 5:26:59 AM
From: Tenchusatsu	Respond to of 186894

Joe, <It was my assumption until I read Tenchusatsu's posts. I was unaware of the possibility to relax some timing on L2 lookup, sd Tench mentioned.> I got word that the L2 cache may indeed do its lookups at half speed. However, I don't think the latency is any longer than that of a "full-speed" cache. And the data is still transferred over the L2 bus at full speed. The decoders still run at full speed, but trace cache runs at half speed. There you go. Trace cache and L2 cache makes up a minority of the chip die area, and it makes no difference whether they run at half speed or full (because of the sequential nature of the transfers), so most of the Pentium 4 still runs at its advertised frequency. Tenchusatsu