SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: wanna_bmw who wrote (152628)12/15/2001 9:23:10 PM
From: wanna_bmw  Read Replies (1) | Respond to of 186894
 
Dan, here's another interesting thing to look at, on the subject of manufacturing.

developer.intel.com

Go to page 6 (titled "The Cost Model"), and you'll see information on wafer costs, and what is involved within the costs. This is dated 1998, so I'm sure things have changed; still, this may help you to understand more about what is involved.

wbmw



To: wanna_bmw who wrote (152628)12/15/2001 11:54:17 PM
From: Dan3  Read Replies (1) | Respond to of 186894
 
Re: die formula

Thanks, Wanna_bmw, but that's basically what I've been using. Pi*r^2 to get the area of the wafer divided by the area of the die minus an approximation of the edge loss.

The formula for edge loss that I've been using (when not just using .1 as a heuristic) is slightly different, but yields about the same result.

Regards,

Dan


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News