Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Bilow who wrote (80412)	12/22/2001 9:24:35 AM
From: mikea388	Read Replies (1) \| Respond to of 93625

Rambus Signaling Technologies Overview Yellowstone Signaling Technology Rambus announced its newest signaling technology, code named "Yellowstone" at the Rambus Developer Forum in October 2001. Yellowstone's bi-directional differential signaling technology offers a high-performance, low-power, and cost-effective solution for getting bandwidth on and off chip. Yellowstone uses Differential Rambus Signaling Levels (DRSL) with ultra-low 200mV signal swings from 1.0 to 1.2V. DRSL enables low power operation and scalability for future lower voltage processes. Whether connecting to memory devices or between system ASICs. Yellowstone operates at Octal Data Rates (ODR), transferring 8 bits of data per clock. ODR enables 3.2GHz data rates with a 400MHz clock and provides a scalable path to over 6.4GHz as bandwidth needs increase. RaSer: Rambus Serial Link Technology To address the communications market with a specialized point-to-point signaling technology, Rambus introduced RaSer, a SerDes (Serializer/Deserializer) cell technology. Rambus' RaSer Cell is available as a single, dual or quad cell, and allows a lower cost, simpler backplane connection with 25% greater performance at lower power than alternative stand-alone SerDes components. The Rambus 3.125Gbps Quad SerDes Cell, for example, can support the 10Gbps full-duplex data rate popular in network line cards supporting OC48, OC192 and higher data rates over 30 inches of interconnect. RaSer cells are offered as complete system solutions for ASIC and ASSP designs. They contain serializer/deserializer, transmitter, receiver and clock recovery circuitry. The RaSer cell eliminates the need for standalone SerDes components and offers the ability to ensure interoperability across different silicon vendors and process technologies through fully characterized macrocells available in popular ASIC and foundry technologies. RDRAM Memory In 1992, Rambus introduced its flagship technology, Rambus Signaling Level (RSL) technology. RSL provided the semiconductor manufacturers with 10 times the bandwidth, or 500MHz, than was used in PCs at that time. The innovative signaling technology transferred one bit of information per clock edge. Over time, RSL was improved to operate at 800MHz on a long channel (with modules) and 1066MHz on a short channel (devices soldered to the motherboard). Today, the RSL roadmap looks out to 1200MHz. Designed using Rambus Signaling Levels (RSL), RDRAM devices provide designers with operating speeds significantly faster than currently available DRAM devices. RDRAM devices provide systems with 16MB to 2GB of memory capacity at speeds of up to 1066MHz. The RDRAM Channel achieves its high-speed through several innovative techniques that include separate control and address buses, highly efficient protocol, low voltage signaling and precise clocking to minimize skew between clock and data lines. Rambus ASIC Cell The RAC cell is an easy-to-implement library of interface circuitry and logic necessary to provide the designer full control over the RDRAM Channel. It's flexible enough to used for applications ranging from simple memory controllers, complex multi-port memory controllers, or as a communications path for high-speed chip-to-chip interfaces without forcing any particular design implementations RAC cells are available across a wide selection of different processes, vendors, and design rules. This interconnect technology is based on leading-edge CMOS processes for easy integration into controller designs.

To: Bilow who wrote (80412)	12/28/2001 7:52:50 PM
From: Bilow	Read Replies (2) \| Respond to of 93625

Hi all; Update on spot pricing of DDR... PC133 DDR266 Premium Nov 1, 2000 $8.52 $31.80 273% Dec 1, 2000 $6.68 $28.00 319% Jan 1, 2001 $5.76 $17.00 195% Feb 1, 2001 $5.22 $14.80 184% Mar 1, 2001 $4.10 $12.35 201% Apr 1, 2001 $4.89 $10.41 113% May 1, 2001 $3.94 $ 6.62 68% Jun 1, 2001 $2.56 $ 4.50 76% Jul 1, 2001 $1.94 $ 2.68 38% Aug 1, 2001 $1.59 $ 2.15 35% Sep 1, 2001 $1.41 $ 1.94 38% Oct 1, 2001 $1.24 $ 1.93 56% Nov 1, 2001 $ .96 $ 1.50 56% Dec 1, 2001 $1.48 $ 2.75 86% Nov 2, 2001 $ .95 $ 1.50 58% Nov 9, 2001 $1.21 $ 1.68 39% Nov 16, 2001 $1.59 $ 2.21 39% Nov 23, 2001 $1.41 $ 2.65 88% Dec 1, 2001 $1.48 $ 2.75 86% Dec 7, 2001 $1.91 $ 3.18 66% Dec 14, 2001 $1.80 $ 3.42 90% Dec 21, 2001 $1.93 $ 3.35 74% Dec 28, 2001 $2.32 $ 3.46 49% Link for all prices: dramexchange.com -- Carl