Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Ali Chen who wrote (154452)	1/9/2002 12:57:04 PM
From: fingolfen	Respond to of 186894

It is a pretty lame thinking for a Ph.D. You should take into account the differences in designs. There are things as thermal envelope of the packaging, density of power dissipation, its uniformity, and hot spots. They do not necessarily scale in the same proportion as electricals. I'm quite well aware of all of the points you make... and those factors only strengthen my argument... why? The P4 was designed for scalability... far moreso than the P3. If Intel has already obtained a 30-40% increase in P3 speed... a chip that doesn't have the scalability of the P4, then it bodes well for the eventual speed of the P4 on 0.13 micron. As to your first assertion... I'll give it the consideration it deserves.