Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (156550)	1/23/2002 1:36:58 AM
From: wanna_bmw	Respond to of 186894

Elmer, Re: "This is almost certainly not the case, either for the i845G or the i815/X." I can see why they may have thought so. It's a well known fact that caches, being denser than logic, can contain bad cells from time to time. Fusible and redundant columns within a cache can help this problem, but one thing that was suggested about Intel was that, with the commonality between Celeron and Pentium III CPUs, they might be able to sell failed Pentium III chips as a Celerons by disabling the half of the cache that contained bad cells. Of course, SRAM and graphics logic are two completely different animals. Though I can see how laymen such as the writers at Xbitlabs might get confused. wbmw