Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: milo_morai who wrote (68982)	1/25/2002 10:45:40 PM
From: niceguy767	Read Replies (1) \| Respond to of 275872

milo: "Voyage on the Itanic: The IA64 ISA is an unquestionable disaster: much was done in the name of making compilation easier. But the ultimate irony is that many of the features included greatly increase implementation complexity without really providing a benefit to either compiler writers or to performance. There were three really good ideas (complete conditional execution, static VLIW-like scheduling, and deferred exceptions) but a plethora of added features has made the beast incredibly complicated. This discussion will cover the basic architecture, the additional features, and how it could have been made much better, both for the compiler writers AND the implementers. " Is Mr. Gelsinger fielding the questions afterwards???