SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?


To: kapkan4u who wrote (69044)1/26/2002 2:53:19 PM
From: hmalyRespond to of 275872
 
Kap Re...The 64-bit registers are involved in computations but the upper bits are unused and inaccessible, so there are absolutely no 64-bit chunks anywhere when running 32-bit codes.<<<<<<<

You know that, and I know that, but does the general public know that? But what will keep the general public from perceiving the AMD's better IPC is because of Hammers 64 bit ability. The general public might not understand quantispeed, or cache size, or on die memory controllers, but I believe the public understands that 64 bit processing power is better than 32 bit, because the number is twice as big, just as the public wants to believe a 2 ghz processor is faster than a 1.5 ghz. The simple fact is that AMD will have almost a 50% faster IPC with Hammer over P4. A lot of people will attribute that to the 64 bits, because it is easy to comprehend.



To: kapkan4u who wrote (69044)1/26/2002 6:30:58 PM
From: PetzRespond to of 275872
 
<You can't say that Hammer executes 32-bit software in 64-bit chunks>

I'm sure the fixed point ALU's will all have 64 bit width and I believe there is a 64 bit ADD instruction in IA32, I think it uses concatenated registers.

Petz