SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?


To: wanna_bmw who wrote (157157)1/28/2002 5:49:05 PM
From: SilentZ  Read Replies (1) | Respond to of 186894
 
>I think what Tony was getting at was that Netburst is a description of the entire Pentium 4 micro-architecture. You know - the 20-stage pipeline, double pumped execution units, deep out-of-order buffer, trace cache, 400MHz bus interface, etc. Compared to that, what the hell is QuantiSpeed Architecture, besides a marketing term?

Is there anything wrong with marketing terms? It's all business.

-Z



To: wanna_bmw who wrote (157157)1/28/2002 6:08:29 PM
From: Dan3  Read Replies (1) | Respond to of 186894
 
Re: what the hell is QuantiSpeed Architecture?

It's an architecture where, in contrast to the Netburst architecture, instructions per clock (IPC) doesn't suck.

:-)

PS - any other definitions I can help you out with, just let me know.



To: wanna_bmw who wrote (157157)2/9/2002 4:48:17 PM
From: ptanner  Read Replies (1) | Respond to of 186894
 
wbmw, re: "what the hell is QuantiSpeed Architecture"

see: athlonxp.amd.com

I don't think all the items AMD highlights are unique to the Palomino core... so some of this is just "marketecture".

EDIT: I have since read through many of the subsequent posts which cover most of the architectural changes of the XP (SSE, TLB enhancement, pre-fetch, lower power) and don't want to restart the marketing vs engineering discussion again.

-PT