Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (69318)	1/28/2002 7:06:27 PM
From: ptanner	Read Replies (1) \| Respond to of 275872

re: "Regarding FSB, I think that all A4 notebook sold so far were SDR SDRAM, not DDR, so the higher FSB bandwidth of A4 is not going to help if memory is the bottleneck." Another factor in favor of the mobile P3-S is that it is available with 133MHz FSB/Mem (for example Dell). -PT

To: Joe NYC who wrote (69318)	1/28/2002 7:15:10 PM
From: Dan3	Read Replies (1) \| Respond to of 275872

Re: P3 Tualatin now has extra 256 L2, I think there was some tweak with prefetching, which is extra. It's the Athlon4 that added hardware prefetch, not tualatin PIII. And Athlon also adds an advanced victim cache that can maintain 384k unique bytes with a 20-way structure. PIII is limited to 256 unique bytes and an 8 way structure. Hardware prefetch and additional translation lookaside buffers is why Athlon 4/MP/XP has better IPC than the old thunderbird core. As processor speeds increase, the result is that stalls can be hundreds of clocks for instructions that aren't in cache, so anything that can eliminate a stall is of substantial benefit.