Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: milo_morai who wrote (157392)	1/30/2002 11:02:52 PM
From: Paul Engel	Respond to of 186894

Ban Ban MindBlo - You FOOL !!! Do the calculations !! Those numbers correspond to the TOTAL NUMBER OF GOOD DIE SITES/8 inch wafer for each die size, after correcting for edge losses !! What a complete joke you are - you're too damn lazy to do simple math !! You just bend over and let AMD slip it to you time and time and time again !!

To: milo_morai who wrote (157392)	1/30/2002 11:05:43 PM
From: wanna_bmw	Respond to of 186894

Milo, Re: "Did you look at the slide? GDPW [= 315]" In that case, then 12.5M units per quarter would only require 3000 WSPW. Except that we know that AMD plans for Dresden to have 5000, and we're back to logic square-1. My guess is that slide is overly optimistic, while the 12.5M CPU per quarter estimate is using AMD's current yield model (thanks to Elmer for pointing that out). wbmw