Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Charles Gryba who wrote (157680)	2/4/2002 10:49:40 AM
From: wanna_bmw	Read Replies (1) \| Respond to of 186894

Constantine, Re: "The P3 has significant changes from the PPro. Different Cache ( both size and implementation), prefetch, SSE, etc2. Msft's C++ does not optimize for any of those things." The L2 cache size and placement is different, but everything else is about the same, micro-architecturally. SSE was added as an extension to the ISA, and so was MMX for the Pentium II. I don't know what you mean by "etc", though, since you'd be hard pressed to think of many other major changes. Optimizations for the Pentium Pro can go a long way towards improving performance on the Pentium III. Re: "You still think P4 optimizations will show up in Msft's compiler any time soon ?" Absolutely. You aren't worried, are you? wbmw