Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: dale_laroy who wrote (71029)	2/7/2002 11:58:13 PM
From: Elmer	Respond to of 275872

Wouldn't it be interesting if Intel attempts to force the die size up at 65nm by implementing a 4MB L3 cache in SRAM on an FD SOI x86 processor, and AMD is able to counter with a 65nm Hammer/Dog with 4MB L3 cache using higher density embedded PD SOI DRAM. I'm kind of expecting huge L2s or L3s. Lets keep in mind that Intel has been successfully manufacturing very large ondie SRAM arrays for some time now. They have a proven track record of being able to do it. AMD has never produced a large cache die, except for the Mustank which was killed. I wonder why??? EP