Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (71161)	2/8/2002 1:33:16 PM
From: Elmer	Read Replies (1) \| Respond to of 275872

But wouldn't it then make sense to make it possible to just disable the memory controller? Then you'd need a FSB.....No?

To: fyodor_ who wrote (71161)	2/8/2002 1:38:56 PM
From: dale_laroy	Read Replies (1) \| Respond to of 275872

>But wouldn't it then make sense to make it possible to just disable the memory controller? The profit margin in the thin server market is enough that the increase in die size would be negligible.< Yes, but the optimal pinout with an integrated memory controller could be very different than for a conventional FSB. For example, Clawhammer might address 1TB of physical memory through the strobing of 20-bits of RAS followed by 20-bits of CAS applied on the same address lines (OK, this would imply 8-bit addressing, so ignore the actual number of bits), while to address an external memory controller it would need to strobe all 40-bits out at once in an optimal configuration.