Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: dale_laroy who wrote (71757)	2/17/2002 1:00:28 PM
From: pgerassi	Respond to of 275872

Dear Dale: The 2 DIMM restriction is for unbuffered DDRSDRAM. These are only available to 512MB currently and is the same for both P4 and Athlon. The restriction may only be for PC2700 CAS2 may be removed for slower grades. 4 DIMMs is what the AMD technical documentation says per channel. This is assumed (not confirmed to be required) to be registered (buffered) DIMMs which are available at 1GB currently yielding 4GB per channel. The dual channel can connect 8 DIMMs (per doc) per CPU die or 8GB with existing DIMMs and probably 32GB with DIMMs late this year or early next year using 1Gb DDRSDRAM dies (very expensive for early adopters). The same dies could make 2GB unbuffered DDRSDRAM DIMMs at the same time which gets to 4GB per channel. I think that the 2 DIMM restriction is most likely not true and 3 DIMMs is more like it for 1.5GB unbuffered per channel now and 6GB later. In any case, within a year, a 2P Clawhammer could access 8GB twice that of any 4 way or less P4. An 8 way using Sledgehammers may access 32GB using existing DIMMs. No way could P4 keep up. And with the conversion to 1Gb DRAM dies, P4 would be left in the dust (a 256 way Sledgehammer MMP (128 dies) would be able to max memory out at 1024GB). Pete