Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: wanna_bmw who wrote (159454)	2/20/2002 1:25:58 PM
From: Paul Engel	Read Replies (2) \| Respond to of 186894

Beamer - Re: "That the McKinley die size would be 421mm^2, and that the L3 cache would be 175mm^2 of that size. Intel has said that their .13u process can fit 3x as much cache into the same amount of area. That would also mean 2x as much cache into an area that is 2/3 the size. If we conservatively assume that Intel can shrink the logic portion by 35%, then we'd have a logic size of 160mm^2 and a cache size of 117mm^2, or a total die size of about 277mm^2. If we account for a 10% error in my calculation, you'd still get a die size of 305mm^2." Good analysis. I hope you're close to being correct. Maybe you can do the same for Intel's 0.09 Micron version of Madison. Paul