SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (73588)3/5/2002 11:10:41 PM
From: ptannerRead Replies (1) | Respond to of 275872
 
Joe, re: "I recall Hans mentioned that AMD is using very inefficient SRAM cell"

The numbers Petz determined for Duron/T-Bird show that for 256K L2 AMD uses about 16.4M transistors vs the 13M for Intel's Willamette to Northwood transition.

-PT



To: Joe NYC who wrote (73588)3/5/2002 11:17:53 PM
From: PetzRespond to of 275872
 
Don't you think it's too much of a stretch to say "we have it" about a core (Sledgehammer) which has not even seen first silicon yet? 100M does seem about right for a dual CPU with 512K combined or independent 256K caches.

But it sure sounded like Jerry was talking about the demo chip having 100M transistors.

Petz


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News