SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?


To: TGPTNDR who wrote (73597)3/5/2002 10:51:59 PM
From: Joe NYCRead Replies (1) | Respond to of 275872
 
tgptndr,

Re: 55M For Northwood VS 100M for Hammer.
That's why I asked the question about sandwitching the transistors in the 9 levels of metal vs the 6 of Northwood.


It's not just that it's double the transistor count, the die size is also smaller. Clawhammer is supposed to be 104 mm^2, while NW is 146 mm^2. So the difference may be to great to account for by process differences

Intel has not used local interconnect as recently as their .18u Al process. Doe anybody know about Intel's .13u copper process? How many layers of metal, does it support local interconnect?

Joe



To: TGPTNDR who wrote (73597)3/5/2002 11:22:56 PM
From: PetzRead Replies (1) | Respond to of 275872
 
Does anyone know the apporximate area in mm of Intel's 512K L2 on Northwood?

Petz