Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: ptanner who wrote (73602)	3/5/2002 10:56:56 PM
From: Joe NYC	Respond to of 275872

Patrick, (1) Then 100M for Hammer (presumably) could be about 2 x 40M (dual core w/256K each) plus 512K L2 for a total of 1MB L2 = 106M transistors. Fairly close but JS usually rounds up. <g> -or- (2) However, it isn't certain that dual core will be provided initially so assuming all L2 then this would be about (100-40)/13 +256K = +/- 1.4MB of L2 (I realize this is an odd value) and some transistors for dual DDR and 3HT. I think it is probably 2, Sledgehammer with 1MB L2, single core, 3HT links, dual DDR, bigger than 104 mm^2. Joe