Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: ptanner who wrote (73630)	3/6/2002 12:53:13 AM
From: Petz	Read Replies (1) \| Respond to of 275872

re:Using the picture here: chip-architect.com. and a die area of 145mm^2 results in an estimated 17mm^2 for the L2 EDIT - did you count both chunks of L2? WOW, that is really, really small. 512K has got to be at least 68512K transistors, or about 25M transistors. Probably more like 30M, because I believe Intel also uses ECC. If AMD can build it's L2 with the same density as Intel, a 1M L2 would only require 34mm. Even if we increase that to 40mm, that leaves 64mm^2 for the core at 0.13u. That is more than enough room, IMO, because a Duron minus the tiny L2 is, what, about 90mm^2. Going to 0.13 should reduce that to about 50mm^2, leaving 14mm for x64 and HT linkes. Petz