Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (161483)	3/7/2002 10:30:27 PM
From: combjelly	Read Replies (2) \| Respond to of 186894

"Trace caches will not enlargen until they can do so without adding another clock." I understand that. But, unless I don't understand how hperthreading works, and that is very likely, it seems that without enlarging the trace cache hyperthreading is going to be limited. Going to a larger L2 or L3 cache doesn't really change the situation for hyperthreading because that is just going to affect the decoder stages. Hyperthreading garners most of it's efficiencies on the execution stages... Unless, of course, I am clueless.