Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Petz who wrote (74174)	3/11/2002 10:55:43 AM
From: pgerassi	Respond to of 275872

Dear John: How would the CPU know that the contents of a memory at a given address are in a virtual register? Remember that the contents of that may have changed by another CPU or device. An L1 access is inevitable at the very least. Also if there was a little amount of time, the virtual register was retired, essentially erasing its contents. It is far easier for the compiler or the programmer to tell the CPU to use a register instead of memory. Then the CPU does not have to use the most general case but, a far more lenient special case. When it assumes something, it assumes the worst case else a lot of errors would creep in. Almost everyone would throw such a error prone CPU away for being "creative" or call a repairman to make it predictable and correct. Pete