SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?


To: wanna_bmw who wrote (162423)3/18/2002 1:21:06 AM
From: maui_dude  Read Replies (1) | Respond to of 186894
 
BMW, Re : "If more layers were as good as you say and if costs were as insignificant as you say, then everybody would be making extra interconnect layers their goal."

If you read my post, it say that the costs are probably insignificant to have one additional layer, compared to benefits. Simply because, if you are told to shrink a processor (and additional logic to increase the performance to just keep up with Moores law) on a new process with no additional layer, I doubt you can do it (unless you have left a lot of leeway in the original design - which is rare). An additional layer must give lesser benefit (and increased cost) and that is where Intel and AMD draws line at different points.

Maui.



To: wanna_bmw who wrote (162423)3/18/2002 8:24:15 AM
From: Dan3  Respond to of 186894
 
Re: If extra layers were as good as you say, wouldn't you expect more bragging from AMD that they were able to get 9, while the competition is still using 6?

My recollection is that Jerry Sanders did precede his statement that the Hammers being demoed at Cebit were fabbed with 9 metal layers by calling them the "Holy Grail."

I'm not sure what would constitute more bragging about a chip/process....